<ȸ»ç°³¿ä>
±¹³» ÃÖÃÊ ¿§Áö ÀÀ¿ëÀ» À§ÇÑ ÀΰøÁö´É ±â¼ú ȸ»çÀÔ´Ï´Ù. ÀúÈñ ȸ»ç´Â ¼º´É, ÀúÀü·Â ¹× Àúºñ¿ëÀÇ ÀÓº£µðµå Àΰø Áö´É ¼Ö·ç¼ÇÀ» Á¦°øÇϱâ À§ÇØ ³ë·ÂÇÏ°í ÀÖ½À´Ï´Ù. ÀúÈñ ȸ»ç´Â IoT ½Ã´ë¿¡ ¹ü¶÷ÇÒ °¢ »ç¹°µéÀ» Áö´ÉÀû °³Ã¼·Î ÁøȽÃų ±Ùº»ÀûÀÎ ±â¼ú °³ÇõÀ» ¸ñÇ¥·Î ÇÏ°íÀÖ½À´Ï´Ù. ÀÌ·¯ÇÑ ¸ñÇ¥¸¦ °øÀ¯ÇÏ°í ÀúÈñ¿Í ÇÔ²²ÇÒ ¿ª·®ÀÖ´Â ÀÎÀ縦 ã½À´Ï´Ù
<´ã´ç¾÷¹«>
- ÀúÀü·Â ÀΰøÁö´É Çϵå¿þ¾î ÇÁ·Î¼¼¼ °³¹ß
- AI ¾Ë°í¸®Áò °³¹ß
- RTL ¹× ASIC ¼³°è (µö·¯´× Çϵå¿þ¾î ÇÁ·Î¼¼¼ ¼³°è ¹× °³¹ß °ü·Ã)
(ÁÖÀÓ¿¬±¸¿ø, ¼±ÀÓ¿¬±¸¿ø, Ã¥ÀÓ¿¬±¸¿ø±Þ)
ÀÚ°Ý¿ä°Ç
- Çз : ´ëÁ¹ ÀÌ»ó (4³â)
- Linux ȯ°æ¿¡¼ Verilog RTL ¼³°è
- Simulation Model ¹× Testbench ¼³°è
- RTL Simulation ¹× Verification
- C ±â¹Ý ¸ðµ¨ÀÇ RTL IP ¼³°è ¹× IP °ËÁõ °¡´É ÇϽźÐ
- Language : Python/Perl, C/C++,
¿ì´ë»çÇ×
- ARM based SoC ¼³°è
- ARM(AHB, AXI) SoC Platform ¹× ÁÖº¯ IP ¼³°è
- High speed interface IP (PCle, USB, SATA, DDR/LPDDR µî) »ç¿ëÇÑ FPGA ¹× ASIC ¼³°è°æÇè.
- °¢Á¾ EDA tool °æÇèÀÚ (VCS/NC, sim, Verdi, Design compiler, PrimeTime, Fomality, SpyGlass µî)
- DC constraints °æÇè.
- ASIC ¾ç»ê °æÇèÀÚ
- FPGA prototyping °ü·Ã°æÇèÀÚ
- Àΰø½Å°æ¸Á ¹× µö·¯´× °ü·Ã Áö½Äº¸À¯ÀÚ
<±Ù¹«Á¶°Ç>
- ±Ù¹«½Ã°£ : 09:00 ~ 18:00 ( ÁÖ 5Àϱٹ« )
- ±Ù¹«Áö : ¼º³²½Ã ºÐ´ç±¸ ÆDZ³
- Á÷±Þ¹×¿¬ºÀ : ¸éÁ¢½Ã °æ·Â°ú ´É·Â, Á÷Àü Á÷Àå ¿¬ºÀµîÀ» Âü°í·Î ÇùÀÇ °áÁ¤ ÇÕ´Ï´Ù.(¾÷°è ÃÖ»óÀ§ ´ë¿ì)
<¼·ùÁ¦Ãâ>
- Á¦Ãâ¼·ù : ±¹¹®À̷¼, °æ·Â±â¼ú¼(¼öÇà ÀÌ·ÂÁß½É), ÀÚ±â¼Ò°³¼ ( º»ÀÎ ¾ç½Ä MS-word file, ¶Ç´Â ÷ºÎ ¾ç½Ä¿¡ ÀÛ¼º.)
Èñ¸Á¿¬ºÀ ±âÀç.
- Á¦Ãâ¹æ¹ý : (E-mail) jhyoon@hrbrain.net
- Á¦Ãâ±âÇÑ : A.S.A.P
°¨»ç ÇÕ´Ï´Ù.
|