<ȸ»ç°³¿ä>
±¹³» ÃÖÃÊ ¿§Áö ÀÀ¿ëÀ» À§ÇÑ ÀΰøÁö´É ±â¼ú ȸ»çÀÔ´Ï´Ù. ÀúÈñ ȸ»ç´Â ¼º´É, ÀúÀü·Â ¹× Àúºñ¿ëÀÇ ÀÓº£µðµå Àΰø Áö´É ¼Ö·ç¼ÇÀ» Á¦°øÇϱâ À§ÇØ ³ë·ÂÇÏ°í ÀÖ½À´Ï´Ù. ÀúÈñ ȸ»ç´Â IoT ½Ã´ë¿¡ ¹ü¶÷ÇÒ °¢ »ç¹°µéÀ» Áö´ÉÀû °³Ã¼·Î ÁøȽÃų ±Ùº»ÀûÀÎ ±â¼ú °³ÇõÀ» ¸ñÇ¥·Î ÇÏ°íÀÖ½À´Ï´Ù. ÀÌ·¯ÇÑ ¸ñÇ¥¸¦ °øÀ¯ÇÏ°í ÀúÈñ¿Í ÇÔ²²ÇÒ ¿ª·®ÀÖ´Â ÀÎÀ縦 ã½À´Ï´Ù
<´ã´ç¾÷¹«>
- FPGA Ç÷§Æû ±¸Ãà ¹× ÇÁ·ÎÅäŸÀÔ °³¹æ(µö·¯´× Çϵå¿þ¾î ÇÁ·Î¼¼¼ ¼³°è ¹× °³¹ß°ü·Ã
ÀÚ°Ý¿ä°Ç
- Çз : ´ëÁ¹ ÀÌ»ó (4³â)
- Verilog-HDL ±â¹Ý RTL ¼³°è
- Simulation Model ¹× Testbench ¼³°è
- RTL Simulation ¹× Verification
- FPGA built in logic analyzer »ç¿ë °æÇè(Chip Scope/SignalTap)
- Language : Python/Perl, C/C++,
- Vivado ¶Ç´Â Synolify ¶Ç´Â Quartus II °æÇè
¿ì´ë»çÇ×
- °¢Á¾ FPGA interface block»ç¿ë°æ·ÂÀÚ (LVDS, Single ended, DDR4 interface, PCle, GTY/GTM µî)
- DSP slice/block »ç¿ë°æÇè
- ´ë¿ë·® FPGA »ç¿ë°æÇè.(Xilinx Vertex/Kintex, Altera: Stratix)
- ARM based SoC °æ·ÂÀÚ(AHB, AXI, °ü·ÃÁö½Ä, SoC ¸¦ ´ë¿ë·® FPGA Æ÷Æà °¡´ÉÀÚ)
- FPGA ¿Í ¿¬µ¿ÇÏ´Â Daughter º¸µå PCB ¼³°è/°³¹ß °æ·ÂÀÚ
- °¢Á¾ ¼¾¼ Interface °æ·ÂÀÚ.
- Firmware °³¹ß, embedded Linux Æ÷Æà ¹× SW °³¹ß, Device Driver °³¹æ °æ·ÂÀÚ
- Nios/MicroBlaze soft core °æ·ÂÀÚ.
- Xilinx Zynq FPGA »ç¿ë °æ·ÂÀÚ
- Àΰø½Å°æ¸Á ¹× µö·¯´× °ü·Ã Áö½Äº¸À¯ÀÚ
<±Ù¹«Á¶°Ç>
- ±Ù¹«½Ã°£ : 09:00 ~ 18:00 ( ÁÖ 5Àϱٹ« )
- ±Ù¹«Áö : ¼º³²½Ã ºÐ´ç±¸ ÆDZ³
- Á÷±Þ¹×¿¬ºÀ : ¸éÁ¢½Ã °æ·Â°ú ´É·Â, Á÷Àü Á÷Àå ¿¬ºÀµîÀ» Âü°í·Î ÇùÀÇ °áÁ¤ ÇÕ´Ï´Ù.(¾÷°è ÃÖ»óÀ§ ´ë¿ì)
<¼·ùÁ¦Ãâ>
- Á¦Ãâ¼·ù : ±¹¹®À̷¼, °æ·Â±â¼ú¼(¼öÇà ÀÌ·ÂÁß½É), ÀÚ±â¼Ò°³¼ ( º»ÀÎ ¾ç½Ä MS-word file, ¶Ç´Â ÷ºÎ ¾ç½Ä¿¡ ÀÛ¼º.)
Èñ¸Á¿¬ºÀ ±âÀç.
- Á¦Ãâ¹æ¹ý : (E-mail) jhyoon@hrbrain.net
- Á¦Ãâ±âÇÑ : A.S.A.P
°¨»ç ÇÕ´Ï´Ù.
|